NXP Semiconductors /MIMXRT1062 /CCM /CCGR4

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCGR4

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CG00CG10CG20CG30CG40CG50CG60CG70CG80CG90CG10 0CG11 0CG12 0CG13 0CG14 0CG15

Description

CCM Clock Gating Register 4

Fields

CG0

sim_m7 register access clock (sim_m7_mainclk_r_enable)

CG1

iomuxc clock (iomuxc_clk_enable)

CG2

iomuxc gpr clock (iomuxc_gpr_clk_enable)

CG3

bee clock(bee_clk_enable)

CG4

sim_m7 clock (sim_m7_clk_enable)

CG5

tsc_dig clock (tsc_clk_enable)

CG6

sim_m clocks (sim_m_clk_enable)

CG7

sim_ems clocks (sim_ems_clk_enable)

CG8

pwm1 clocks (pwm1_clk_enable)

CG9

pwm2 clocks (pwm2_clk_enable)

CG10

pwm3 clocks (pwm3_clk_enable)

CG11

pwm4 clocks (pwm4_clk_enable)

CG12

enc1 clocks (enc1_clk_enable)

CG13

enc2 clocks (enc2_clk_enable)

CG14

enc3 clocks (enc3_clk_enable)

CG15

enc4 clocks (enc4_clk_enable)

Links

() ()